GATE 2012 ECE In CMOS technology, shallow P well or ..

0

GATE 2012 ECE
In CMOS technology, shallow P well or N well regions can be formed using

(A) low pressure chemical vapour deposition
(B) low energy sputtering
(C) low temperature dry oxidation
(D) low energy ion-implantation

Ravi Garg edited question
    Add image to editor add image from link

    Question stats

    • Active
    • Views204 times
    • Answers0 answers
    • Followers1 follower
    Question and answer is powered by AnsPress